A dynamic associative processor for machine vision applications
- 1 June 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Micro
- Vol. 12 (3) , 31-41
- https://doi.org/10.1109/40.141601
Abstract
The use of massively parallel associative processors as coprocessors for accelerating machine vision applications is considered. They achieve very fine granularity, as every word of memory functions as a simple processing element. A dense, dynamic, content-addressable memory cell supports fully parallel operation, and pitch-matched word logic improves arithmetic performance with minimal area cost. An asynchronous reconfigurable mesh network handles interprocessor communication and image input/output, and an area-efficient pass-transistor circuit counts and prioritizes responders. Some applications are discussed.Keywords
This publication has 10 references indexed in Scilit:
- CMOS resistive fuses for image smoothing and segmentationIEEE Journal of Solid-State Circuits, 1992
- Interaction of algorithm and implementation for analog VLSI stereo visionPublished by SPIE-Intl Soc Optical Eng ,1991
- Architectural requirements of image understanding with respect to parallel processingProceedings of the IEEE, 1991
- A dynamic three-state memory cell for high-density associative processorsIEEE Journal of Solid-State Circuits, 1991
- CCD/CMOS process for integrated image acquisition and early vision signal processingPublished by SPIE-Intl Soc Optical Eng ,1990
- Polymorphic-torus networkIEEE Transactions on Computers, 1989
- Multiple Match Resolvers: A New Design MethodIEEE Transactions on Computers, 1974
- A design for an auxiliary associative parallel processorPublished by Association for Computing Machinery (ACM) ,1972
- Counting Responders in an Associative MemoryIEEE Transactions on Computers, 1971
- The Illinois Pattern Recognition Computer-ILLIAC IIIIEEE Transactions on Electronic Computers, 1963