Generating Instruction Sets And Microarchitectures From Applications
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 11 references indexed in Scilit:
- An ASIP instruction set optimization algorithm with functional module sharing constraintPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Instruction set mapping for performance optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Instruction-set matching and selection for DSP and ASIP code generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Instruction set definition and instruction selection for ASIPsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Code generation for a DSP processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Architecture synthesis of high-performance application-specific processorsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Synthesis of instruction sets for pipelined microprocessorsPublished by Association for Computing Machinery (ACM) ,1994
- Synthesis of pipelined instruction set processorsPublished by Association for Computing Machinery (ACM) ,1993
- High-performance logic programming with the Aquarius Prolog compilerComputer, 1992
- Algorithms for hardware allocation in data path synthesisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989