Automatic Clock Abstraction from Sequential Circuits
- 1 December 1995
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE) in Proceedings of the 39th conference on Design automation - DAC '02
- No. 0738100X,p. 707-711
- https://doi.org/10.1109/dac.1995.250056
Abstract
Our goal is to transform a low-level circuit design into a more abstract representation. A pre-existing tool, Tranalyze [4], takes a switch-level circuit and generates a functionally equivalent gatelevel representation. This work focuses on taking that gate-level sequential circuit and performing a temporal analysis which abstracts the clocks from the circuit. The analysis generates a cycle-level gate model with the detailed timing abstracted from the original circuit. Unlike other possible approaches, our analysis does not require the user to identify state elements or give the timings of internal state signals. The temporal analysis process has applications in simulation, formal verification, and reverse engineering of existing circuits. Experimental results show a 40%-70% reduction in the size of the circuit and a 3X-150X speedup in simulation time.Keywords
This publication has 9 references indexed in Scilit:
- Clock event suppression algorithm of VELVET and its application to S-820 developmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Comparing layouts with HDL models: a formal verification techniquePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Extraction of gate level models from transistor circuits by four-valued symbolic analysisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Periodic signal suppression in a concurrent fault simulatorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Formally verifying a microprocessor using a simulation methodologyPublished by Association for Computing Machinery (ACM) ,1994
- Clock suppression techniques for synchronous circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1993
- HSS--A High-Speed SimulatorIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Graph-Based Algorithms for Boolean Function ManipulationIEEE Transactions on Computers, 1986
- A Design Verification Methodology Based on Concurrent Simulation and Clock SuppressionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1983