A new synthesis technique for multilevel combinational circuits
- 4 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 222-227
- https://doi.org/10.1109/edac.1990.136649
Abstract
A conceptually simple method for multilevel synthesis of combinational functions is proposed. The method can take advantage of the availability of different gate types including XOR, with the synthesis decisions being easily correlated to the topology of the circuit obtained. A function is synthesized using a cascade of mapping stages, which transform the function into one that is trivial to implement, called the goal function. The goal function-usually simple-is selected at the outset, then used to guide the definition of the transformations to be implemented by the mapping stages. The resulting circuits are well suited for CMOS implementations and are shown to be easily AND/OR robustly testable for stuck-open faults. Finally, from a of small functions, preliminary results indicate that the resulting circuits are of comparable size to those obtained by conventional minimization techniques.Keywords
This publication has 15 references indexed in Scilit:
- Design of multioutput CMOS combinational logic circuits for robust testabilityIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Multi-level logic minimization using implicit don't caresIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- CARLOS: an automated multilevel logic design system for CMOS semi-custom integrated circuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Synthesis and Optimization of Multilevel Logic under Timing ConstraintsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986
- LSS: A system for production logic synthesisIBM Journal of Research and Development, 1984
- New bounds for parallel prefix circuitsPublished by Association for Computing Machinery (ACM) ,1983
- Multivariable symmetries and their detectionIEE Proceedings E Computers and Digital Techniques, 1983
- Optimal Layout of CMOS Functional ArraysIEEE Transactions on Computers, 1981
- A Digital Synthesis Procedure Under Function Symmetries and Mapping MethodsIEEE Transactions on Computers, 1978
- MINI: A Heuristic Approach for Logic MinimizationIBM Journal of Research and Development, 1974