Systolic communication
- 6 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableThis publication has 13 references indexed in Scilit:
- VLSI Implementation of a linear systolic arrayPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Neural network simulation at Warp speed: how we got 17 million connections per secondPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1988
- Some Systolic Array Developments in the United KingdomComputer, 1987
- P-NAC: A Systolic Array for Comparing Nucleic Acid SequencesComputer, 1987
- The cosmic cubeCommunications of the ACM, 1985
- A One Gigaflop VLSI Systolic ProcessorPublished by SPIE-Intl Soc Optical Eng ,1983
- A 200 Million Operations Per Second (MOPS) Systolic ProcessorPublished by SPIE-Intl Soc Optical Eng ,1982
- Systolic Array Processor ImplementationPublished by SPIE-Intl Soc Optical Eng ,1982
- Why systolic architectures?Computer, 1982
- Network ProtocolsACM Computing Surveys, 1981