Generating a family of testable designs using the BILBO methodology

This publication has 8 references indexed in Scilit:

• A systematic approach for designing testable VLSI circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• BIDES: A BIST design expert system
  Journal of Electronic Testing, 1991
• Graph partitioning for concurrent test scheduling in VLSI circuit
  Published by Association for Computing Machinery (ACM) ,1991
• An object-oriented VLSI CAD framework
  Computer, 1989
• A scheme for overlaying concurrent testing of VLSI circuits
  Published by Association for Computing Machinery (ACM) ,1989
• A knowledge-based system for selecting test methodologies
  IEEE Design & Test of Computers, 1988
• Test scheduling and control for VLSI built-in self-test
  IEEE Transactions on Computers, 1988
• A Knowledge-Based System for Designing Testable VLSI Chips
  IEEE Design & Test of Computers, 1985