A new method and test structure for easy determination of femto-farad on-chip capacitances in a MOS process
- 2 January 2003
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
A new method and test structure for the easy measurement of on-chip capacitances are described. With relatively simple equipment an accuracy that allows measurements in the femto-farad range can be obtained. Test structures have been realized on a test chip in a 1.2- mu m CMOS process in a gate array environment. The accuracy of the method was demonstrated with a comparative measurement of a chip-external 10-pF capacitance with a conventional method. The measurements of on-chip capacitances showed good conformity to simulations. It was shown that the method is well suited for measurements with a digital verification tester and a wafer prober with minimum overhead.<>Keywords
This publication has 4 references indexed in Scilit:
- Advanced semicustom design and fabrication at the Institute for Microelectronics StuttgartPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A charge-sheet capacitance model based on drain current modelingIEEE Transactions on Electron Devices, 1990
- An MOS transistor charge model for VLSI designIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- The Simulation of MOS Integrated Circuits Using SPICE2Published by Defense Technical Information Center (DTIC) ,1980