Automatic synthesis of extended burst-mode circuits using generalized C-elements

This publication has 10 references indexed in Scilit:

• The Post Office experience: Designing a large asynchronous chip
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Unifying synchronous/asynchronous state machine synthesis
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• The NSR processor
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• The design and evaluation of an asynchronous microprocessor
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Synthesis of hazard-free customized CMOS complex-gate networks under multiple-input changes
  Published by Association for Computing Machinery (ACM) ,1996
• Investigation into micropipeline latch design styles
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1995
• Exact two-level minimization of hazard-free logic with multiple-input changes
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1995
• A fully asynchronous low-power error corrector for the DCC player
  IEEE Journal of Solid-State Circuits, 1994
• Synthesis of timed asynchronous circuits
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1993
• Compiling communicating processes into delay-insensitive VLSI circuits
  Distributed Computing, 1986