Exact two-level minimization of hazard-free logic with multiple-input changes
- 1 January 1995
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 14 (8) , 986-997
- https://doi.org/10.1109/43.402498
Abstract
No abstract availableThis publication has 29 references indexed in Scilit:
- A path-oriented approach for reducing hazards in asynchronous designsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Practical asynchronous controller designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Synthesis of 3D asynchronous state machinesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Synthesis for testability techniques for asynchronous circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Optimized synthesis of asynchronous control circuits from graph-theoretic specificationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Synthesis of asynchronous circuits for stuck-at and robust path delay fault testabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Automatic technology mapping for generalized fundamental-mode asynchronous designsPublished by Association for Computing Machinery (ACM) ,1993
- Hazard-non-increasing gate-level optimization algorithmsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- Multiple-Valued Minimization for PLA OptimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Hazard Detection in Combinational and Sequential Switching CircuitsIBM Journal of Research and Development, 1965