Synthesis of asynchronous circuits for stuck-at and robust path delay fault testability
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 171-176
- https://doi.org/10.1109/icvd.1995.512099
Abstract
In this paper we present methods for synthesizing multi-level asynchronous circuits to be both hazard-free and completely testable. Making an asynchronous two-level circuit hazard-free usually requires the introduction of either redundant or non-prime cubes, or both. This adversely affects its testability. However, using extra inputs, which is seldom necessary, and a synthesis for testability method, we convert the two-level circuit into a multi-level circuit which is completely testable. To avoid the addition of extra inputs as much as possible we introduce new exact minimization algorithms for hazard-free two-level logic where we first minimize the number of redundant cubes and then minimize the number of non-prime cubes. We target both the stuck-at and robust path delay fault models using similar methods. However, the area overhead for the latter may be slightly higher than for the former.Keywords
This publication has 6 references indexed in Scilit:
- ACHIEVING COMPLETE DELAY FAULT TESTABILITY BY EXTRA INPUTSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Synthesis of multi-level combinational circuits for complete robust path delay fault testabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Synthesis for testability techniques for asynchronous circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Testability-preserving circuit transformationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The testability-preserving concurrent decomposition and factorization of Boolean expressionsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
- Multiple-Valued Minimization for PLA OptimizationIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987