Synthesis of multi-level combinational circuits for complete robust path delay fault testability

This publication has 21 references indexed in Scilit:

• Delay test generation for synchronous sequential circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Synthesis of delay fault testable combinational logic
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• On the design of robust multiple fault testable CMOS combinational logic circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• On the design of robust testable CMOS combinational logic circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• On the design of path delay fault testable combinational circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Synthesis of combinational logic circuits for path delay fault testability
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Issues in logic synthesis for delay and bridging faults
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A synthesis-based test generation and compaction algorithm for multifaults
  Published by Association for Computing Machinery (ACM) ,1991
• Testing and Reliable Design of CMOS Circuits
  Published by Springer Nature ,1990
• Detection of Multiple Faults in Combinational Logic Networks
  IEEE Transactions on Computers, 1972