Synthesis of combinational logic circuits for path delay fault testability
- 4 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 3105-3108
- https://doi.org/10.1109/iscas.1990.112669
Abstract
No abstract availableKeywords
This publication has 12 references indexed in Scilit:
- Synthesis of delay fault testable combinational logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On the computation of the ranges of detected delay fault sizesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On the detection of delay faultsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Delay test generation. I. Concepts and coverage metricsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On the design of robust testable CMOS combinational logic circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Random pattern testability of delay faultsIEEE Transactions on Computers, 1988
- MIS: A Multiple-Level Logic Optimization SystemIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- On Delay Fault Testing in Logic CircuitsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
- Modeling and Testing for Timing Faults in Synchronous Sequential CircuitsIEEE Design & Test of Computers, 1984
- An Experimental Delay Test Generator for LSI LogicIEEE Transactions on Computers, 1980