ADTS: an array defect-tolerance scheme for wafer scale gate arrays

This publication has 8 references indexed in Scilit:

• Restructurable VLSI-a demonstrated wafer-scale technology
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Fault tolerance in VLSI circuits
  Computer, 1990
• Defect and Fault Tolerance in VLSI Systems
  Published by Springer Nature ,1989
• Wafer-Level Integrated Systems
  Published by Springer Nature ,1989
• CrossCheck: a cell based VLSI testability solution
  Published by Association for Computing Machinery (ACM) ,1989
• Designing interconnection buses in VLSI and WSI for maximum yield and minimum delay
  IEEE Journal of Solid-State Circuits, 1988
• Interstitial redundancy: an area efficient fault tolerance scheme for large area VLSI processor arrays
  IEEE Transactions on Computers, 1988
• The trials of wafer-scale integration: Although major technical problems have been overcome since WSI was first tried in the 1960s, commercial companies can't yet make it fly
  IEEE Spectrum, 1984