A large, fast instruction window for tolerating cache misses

This publication has 19 references indexed in Scilit:

• Power and energy reduction via pipeline balancing
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Reducing the complexity of the issue logic
  Published by Association for Computing Machinery (ACM) ,2001
• Energy-effective issue logic
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2001
• Two-level hierarchical register file organization for VLIW processors
  Published by Association for Computing Machinery (ACM) ,2000
• SPEC CPU2000: measuring CPU performance in the New Millennium
  Computer, 2000
• Circuits for wide-window superscalar processors
  Published by Association for Computing Machinery (ACM) ,2000
• The Alpha 21264 microprocessor
  IEEE Micro, 1999
• Branch prediction, instruction-window size, and cache size: performance trade-offs and simulation techniques
  IEEE Transactions on Computers, 1999
• Issue logic for a 600-MHz out-of-order execution microprocessor
  IEEE Journal of Solid-State Circuits, 1998
• Instruction issue logic for high-performance, interruptible, multiple functional unit, pipelined computers
  IEEE Transactions on Computers, 1990