Very low power pipelines using significance compression
- 1 January 2000
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Data, addresses, and instructions are compressed by maintaining only significant bytes with two or three extension bits appended to indicate the significant byte positions. This significance compression method is integrated into a 5-stage pipeline, with the extension bits flowing down the pipeline to enable pipeline operations only for the significant bytes. Consequently, register logic and cache activity (and dynamic power) are substantially reduced. An initial trace-driven study shows reduction in activity of approximately 30-40% for each pipeline stage. Several pipeline organizations are studied. A byte serial pipeline is the simplest implementation, but suffers a CPI (cycles per instruction) increase of 79% compared with a conventional 32-bit pipeline. Widening certain pipeline stages in order to balance processing bandwidth leads to an implementation with a CPI 24% higher than the baseline 32-bit design. Finally, full-width pipeline stages with operand gating achieve a CPI within 2-6% of the baseline 32-bit pipeline.Peer ReviewedPostprint (published versionKeywords
This publication has 8 references indexed in Scilit:
- Executing Compressed Programs On An Embedded RISC ArchitecturePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Evaluation of a high performance code compression methodPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Compression of embedded system programsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Pipeline gating: speculation control for energy reductionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- MediaBench: a tool for evaluating and synthesizing multimedia and communications systemsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Table size reduction for data value predictors by exploiting narrow width valuesPublished by Association for Computing Machinery (ACM) ,2000
- Dynamically exploiting narrow width operands to improve processor power and performancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,1999
- An analytical access time model for on-chip cache memoriesIEEE Journal of Solid-State Circuits, 1992