Two-step rapid thermal annealing of Si-implanted InP:Fe
- 18 May 1987
- journal article
- conference paper
- Published by AIP Publishing in Applied Physics Letters
- Vol. 50 (20) , 1444-1446
- https://doi.org/10.1063/1.97849
Abstract
Rapid thermal annealing has been used to electrically activate Si‐implanted InP:Fe. A two‐step annealing cycle in which the short (5 s) high‐temperature step is followed by a relatively long (25–60 s) 100 °C lower temperature step gave higher activation and carrier mobility than the corresponding short high‐temperature or long low‐temperature single step annealing cycle. A good surface morphology was achieved by using InP proximity anneal if the maximum annealing temperature is limited to 900 °C for not more than 5 s. The maximum mobilities and activations obtained for 200 keV/5×1013 cm−2 and 150 keV/1×1013 cm−2 Si+ implants were 1740 and 2260 cm2/V s and 88 and 98%, respectively. The position of the peak carrier concentration in the depth profile closely matched that of the Lindhard–Scharff–Schiott prediction.Keywords
This publication has 9 references indexed in Scilit:
- Electrical and optical nonuniformity of Si-implanted and rapid thermal annealed InP:FeApplied Physics Letters, 1986
- Rapid Thermal Annealing in GaAs IC ProcessingJournal of the Electrochemical Society, 1985
- High-quality Si-implanted GaAs activated by a two-step rapid thermal annealing techniqueApplied Physics Letters, 1985
- Diffusion phenomena and defect generation in rapidly annealed GaAsJournal of Applied Physics, 1985
- Improvement of InP MISFET characteristics using infra-red lamp annealingElectronics Letters, 1985
- Band-to-band luminescence of ion-implanted InP after rapid lamp annealingApplied Physics Letters, 1984
- Rapid Annealing of GaAs and Related CompoundsMRS Proceedings, 1984
- Transient annealing of indium phosphideIEEE Electron Device Letters, 1983
- Surface and interface depletion corrections to free carrier-density determinations by hall measurementsSolid-State Electronics, 1979