Resonance and damping in CMOS circuits with on-chip decoupling capacitance
- 1 August 1998
- journal article
- research article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Circuits and Systems I: Regular Papers
- Vol. 45 (8) , 849-858
- https://doi.org/10.1109/81.704824
Abstract
Design of on-chip decoupling capacitance and modeling of resonance effects in the power supply network of CMOS integrated circuits is addressed. The modeling is based on mathematical limits proving that damping will be low, resulting in resonance unless careful design is used. Design strategies that reduce resonance are discussed. It is shown that an optimal parasitic resistor in series with the decoupling capacitor gives a maximum damping factor of 0.5 and practical values are within the range 0.3-0.4. Examples of digital circuits show that proper design of on-chip decoupling capacitance may reduce the number of bonding wires by an order of magnitude. The modeling and design suggestions are also applicable to mixed-mode circuits. In particular, sampled analog networks benefit with a potentially higher sampling rate if enhanced damping is introduced during design.Keywords
This publication has 15 references indexed in Scilit:
- HIGH FREQUENCY WAFER PROBING AND POWER SUPPLY RESONANCE EFFECTSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Forming damped LRC parasitic circuits in simultaneously switched CMOS output buffersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Resonance analysis and simulation in packagesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- di/dt Noise in CMOS Integrated CircuitsAnalog Integrated Circuits and Signal Processing, 1997
- Power consumption estimation in CMOS VLSI chipsIEEE Journal of Solid-State Circuits, 1994
- Noise in digital dynamic CMOS circuitsIEEE Journal of Solid-State Circuits, 1994
- Modeling and measurement of a high-performance computer power distribution systemIEEE Transactions on Components, Packaging, and Manufacturing Technology: Part B, 1994
- An investigation of delta-I noise on integrated circuitsIEEE Transactions on Electromagnetic Compatibility, 1993
- The close attached capacitor: a solution to switching noise problemsIEEE Transactions on Components, Hybrids, and Manufacturing Technology, 1992
- A 200-MHz 64-b dual-issue CMOS microprocessorIEEE Journal of Solid-State Circuits, 1992