Noise in digital dynamic CMOS circuits
- 1 June 1994
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 29 (6) , 655-662
- https://doi.org/10.1109/4.293110
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- Dynamic noise margins of MOS logic gatesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Measuring high-bandwidth signals in CMOS circuitsElectronics Letters, 1993
- A 200-MHz 64-b dual-issue CMOS microprocessorIEEE Journal of Solid-State Circuits, 1992
- PC sampling oscillograph for subnanosecond time regionElectronics Letters, 1990
- High-speed CMOS circuit techniqueIEEE Journal of Solid-State Circuits, 1989
- Power distribution techniques for VLSI circuitsIEEE Journal of Solid-State Circuits, 1986
- A CMOS Design Strategy for Bit-Serial Signal ProcessingIEEE Journal of Solid-State Circuits, 1985
- Delta-I noise specification for a high-performance computing machineProceedings of the IEEE, 1985
- An analysis of interconnect line capacitance and coupling for VLSI circuitsSolid-State Electronics, 1984
- High-speed compact circuits with CMOSIEEE Journal of Solid-State Circuits, 1982