An experimental chip to evaluate test techniques: chip and experiment design
- 19 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 15 references indexed in Scilit:
- THE EFFECT OF DIFFERENT TEST SETS ON QUALITY LEVEL PREDICTION: WHEN IS 80% BETTER THAN 90%?Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- I/sub DDQ/ TESTING IN CMOS DIGITAL ASIC'S - PUTTING IT ALL TOGETHERPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- DELAY TESTING OF DIGITAL CIRCUITS BY OUTPUT WAVEFORM ANALYSISPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Sequential circuit design using synthesis and optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Empirical failure analysis and validation of fault models in CMOS VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An empirical relationship between test transparency and fault coveragePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On the design of path delay fault testable combinational circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Empirical failure analysis and validation of fault models in CMOS VLSI circuitsIEEE Design & Test of Computers, 1992
- An Evaluation of I/sub DDQ/ Versus Conventional Testing for CMOS Sea-of-Gate IC'sPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1992
- CrossCheck: a cell based VLSI testability solutionPublished by Association for Computing Machinery (ACM) ,1989