Empirical failure analysis and validation of fault models in CMOS VLSI
- 4 December 2002
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 938-947
- https://doi.org/10.1109/test.1990.114114
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Fault modeling and test algorithm development for static random access memoriesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Stuck-open and transition fault testing in CMOS complex gatesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A method of fault analysis for test generation and fault diagnosisIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Transition Fault SimulationIEEE Design & Test of Computers, 1987
- Realistic fault modeling for VLSI testingPublished by Association for Computing Machinery (ACM) ,1987
- Inductive Fault Analysis of MOS Integrated CircuitsIEEE Design & Test of Computers, 1985
- Characterizing the LSI Yield Equation from Wafer Test DataIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1984
- Fault Modeling and Logic Simulation of CMOS and MOS Integrated CircuitsBell System Technical Journal, 1978