A method of fault analysis for test generation and fault diagnosis
- 1 July 1988
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 7 (7) , 813-833
- https://doi.org/10.1109/43.3952
Abstract
No abstract availableKeywords
This publication has 8 references indexed in Scilit:
- Multiple Fault Diagnosis in Combinational Circuits Based on an Effect-Cause AnalysisIEEE Transactions on Computers, 1980
- An Experimental Delay Test Generator for LSI LogicIEEE Transactions on Computers, 1980
- Multiple Fault Diagnosis in Combinational NetworksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1979
- Fault Modeling and Logic Simulation of CMOS and MOS Integrated CircuitsBell System Technical Journal, 1978
- An Algorithm for the Generation of Test Sets for Combinational Logic NetworksIEEE Transactions on Computers, 1975
- A Deductive Method for Simulating Faults in Logic CircuitsIEEE Transactions on Computers, 1972
- Cause-Effect Analysis for Multiple Fault Detection in Combinational NetworksIEEE Transactions on Computers, 1971
- Fault Detection in Redundant CircuitsIEEE Transactions on Electronic Computers, 1967