Wafer-scale integration as a technology choice for high speed ATM switching systems
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
This paper presents a new architecture of multigigabit ATM switching system using wafer-scale integration (WSI). Clearly, the crucial delay constraints in a switching network using discrete VLSI components fall within the off-chip interconnections. We propose the use of WSI to facilitate higher speed operation. WSI allows us to consider new design alternatives that would not be practical in a system using discrete components. In the architecture presented in this paper, identical units called self-driven crosspoints will make up the entire ATM switching fabric in a wafer-scale system.Keywords
This publication has 11 references indexed in Scilit:
- A full experience of designing a wafer scale 2D arrayPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An optimal nonblocking multicast virtual circuit switchPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A multifunctional high-speed switch element for ATM applicationsIEEE Journal of Solid-State Circuits, 1992
- Wafer-scale integration using restructurable VLSIComputer, 1992
- On Murphy's yield integral (IC manufacture)IEEE Transactions on Semiconductor Manufacturing, 1991
- A discussion of yield modeling with defect clustering, circuit repair, and circuit redundancyIEEE Transactions on Semiconductor Manufacturing, 1990
- Modeling defect spatial distributionIEEE Transactions on Computers, 1989
- Why we need gigabit networksPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1989
- Design of a broadcast packet switching networkIEEE Transactions on Communications, 1988
- Circuit layout and yieldIEEE Journal of Solid-State Circuits, 1988