A 1 GHz single-issue 64 b PowerPC processor
- 7 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- No. 01936530,p. 92-93
- https://doi.org/10.1109/isscc.2000.839705
Abstract
This 64 b single-issue PowerPC processor contains 19M transistors and is fabricated in 0.12 /spl mu/m L/sub eff/ six-layer copper interconnect CMOS. Nominal processor clock frequency is 1.0 GHz. At the fast end of the process distribution the processor reaches 1.15 GHz (1.87 V, 101/spl deg/C, 112 W). As in a previous design, nearly the entire processor is implemented using delayed-reset and self-resetting dynamic circuit macros. New contributions include: (1) a fully pipelined, four execution-stage IEEE double-precision floating-point unit (FPU) with fused multiply-add. 2) Sum-addressed memory management units (MMUs) and 64 kB 2-cycle caches. (3) Support for the full 64 b PowerPC instruction set. (4) Dynamic PLA-based control. (5) A microarchitecture and floorplan that balances critical paths. (6) Delayed-reset dynamic circuits that support stress testing (burn-in). 7) Improved clock generation and distribution.Keywords
This publication has 3 references indexed in Scilit:
- 609 MHz G5 S/399 microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- 64 kB sum-addressed-memory cache with 1.6 ns cycle and 2.6 ns latencyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 480 MHz RISC microprocessor in a 0.12 μm L/sub eff/ CMOS technology with copper interconnectsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002