Behavioral test generation using mixed integer nonlinear programming
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 13 references indexed in Scilit:
- ARTEST: AN ARCHITECTURAL LEVEL TEST GENERATOR FOR DATA PATH FAULTS AND CONTROL FAULTSPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Test generation for highly sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- CONTEST: a concurrent test generator for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Automatic test knowledge extraction from VHDL (ATKET)Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- HITEC: a test generation package for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The Verilog® Hardware Description LanguagePublished by Springer Nature ,1991
- Algorithmic and Register-Transfer Level Synthesis: The System Architect’s WorkbenchPublished by Springer Nature ,1990
- Graph Theory with ApplicationsPublished by Springer Nature ,1976
- Methodology for the Generation of Program Test DataIEEE Transactions on Computers, 1975
- A new approach to program testingPublished by Association for Computing Machinery (ACM) ,1975