ARTEST: AN ARCHITECTURAL LEVEL TEST GENERATOR FOR DATA PATH FAULTS AND CONTROL FAULTS
- 24 August 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 17 references indexed in Scilit:
- Test generation for highly sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Hierarchical test generation using precomputed testsd for modulesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- CONTEST: a concurrent test generator for sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- An architectural level test generator for a hierarchical design environmentPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High level test generation using data flow descriptionsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Sequential test generation at the register-transfer and logic levelsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Speed up of test generation using high-level primitivesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A novel approach to accurate timing verification using RTL descriptionsPublished by Association for Computing Machinery (ACM) ,1989
- An Implicit Enumeration Algorithm to Generate Tests for Combinational Logic CircuitsIEEE Transactions on Computers, 1981
- Functional Level Primitives in Test GenerationIEEE Transactions on Computers, 1980