Power-driven design of router microarchitectures in on-chip networks

This publication has 19 references indexed in Scilit:

• Exploiting ILP, TLP, and DLP with the polymorphous trips architecture
  IEEE Micro, 2003
• Dynamic voltage scaling with links for power optimization of interconnection networks
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Energy characterization of a tiled architecture processor with on-chip networks
  Published by Association for Computing Machinery (ACM) ,2003
• PowerHerd
  Published by Association for Computing Machinery (ACM) ,2003
• Power constrained design of multiprocessor interconnection networks
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Addressing the system-on-a-chip interconnect woes through communication-based design
  Published by Association for Computing Machinery (ACM) ,2001
• Powering networks on chips
  Published by Association for Computing Machinery (ACM) ,2001
• Low-power area-efficient high-speed I/O circuit techniques
  IEEE Journal of Solid-State Circuits, 2000
• Segmented bus design for low-power systems
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1999
• Bus-invert coding for low-power I/O
  IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1995