High dynamic range, arbitrated address event representation digital imager
- 13 November 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- Vol. 2, 505-508
- https://doi.org/10.1109/iscas.2001.921358
Abstract
An 80/spl times/60 pixels arbitrated address-event imager has been designed and fabricated in a 0.6 /spl mu/m CMOS process. The value of the intensity is inversely proportional to the inter-spike interval and the read-out of each spike is initiated by the pixel. The available output bandwidth is allocated according to the pixel's demand, favoring brighter pixels and minimizing power consumption. The imager has a large dynamic range: 200 dB for an individual pixel. The array has a dynamic range of 120 dB. The power consumption is 3.4 mW in uniform indoor light and a mean event rate of 200 kHz (41.7 effective fps). The imager is capable of 8.3 K effective fps.Keywords
This publication has 8 references indexed in Scilit:
- Communicating Neuronal Ensembles between Neuromorphic ChipsPublished by Springer Nature ,2007
- A wide-dynamic-range, low-power photosensor arrayPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Sensory computingPublished by SPIE-Intl Soc Optical Eng ,2000
- AER image filtering architecture for vision-processing systemsIEEE Transactions on Circuits and Systems I: Regular Papers, 1999
- A throughput-on-demand address-event transmitter for neuromorphic chipsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1999
- CMOS image sensors: electronic camera-on-a-chipIEEE Transactions on Electron Devices, 1997
- Asynchronous Communication of 2D Motion Information Using Winner-Takes-All ArbitrationAnalog Integrated Circuits and Signal Processing, 1997
- A communication architecture tailored for analog VLSI artificial neural networks: intrinsic performance and limitationsIEEE Transactions on Neural Networks, 1994