On-Wafer Load-Pull Characterization of Self-Aligned GaAs Power MESFETs
- 1 September 1991
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 1379-1384
- https://doi.org/10.1109/euma.1991.336537
Abstract
A measurement system for on-wafer load-pull characterization of GaAs power MESFETs is described. High accuracy is obtained by using vector error-correction techniques. The usefulness and the limitations of the system are discussed. Ion implanted GaAs power MESFET cells with total gate widths up to 1.6 mm and differing gate finger widths were fabricated using a self-aligned DIOM technology. Measurements in the frequency range between 3 and 11.5 GHz showed a frequency independent 1 dB compressed output power of more than 0.65 W/mm for structures with a gate finger width of 100 μm and a gate length of 0.8 μm. These results are needed for optimization of the transistor layout for the frequency band of interest and for power MMIC designs.Keywords
This publication has 6 references indexed in Scilit:
- MMIC power amplifier yield enhancement with wafer level RF power screeningPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- 38-GHz Band High-Power MMIC Amplifier Design using Improved Load-Pull MethodPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- On-wafer verification of a large-signal MESFET modelIEEE Transactions on Microwave Theory and Techniques, 1989
- Improved Error-Correction Technique for Large-Signal Load-Pull Measurements (Short Paper)IEEE Transactions on Microwave Theory and Techniques, 1987
- State-of-the Art of MMIC Technology and Design in West GermanyPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1987
- Computer-Aided Error Correction of Large-Signal Load-Pull MeasurementsIEEE Transactions on Microwave Theory and Techniques, 1984