The effect of speculative execution on cache performance
- 17 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 172-179
- https://doi.org/10.1109/ipps.1994.288304
Abstract
Superscalar microprocessors obtain high performance by exploiting parallelism at the instruction level. To effectively use the instruction-level parallelism found in general purpose, non-numeric code, future processors will need to speculatively execute far beyond instruction fetch limiting conditional branches. One result of this deep speculation is an increase in the number of instruction and data memory references due to the execution of mispredicted paths. Using a tool we developed to generate speculative traces from Intel architecture Unix binaries, we examine the differences in cache performance between speculative and non-speculative execution models. The results pertaining to increased memory traffic mispredicted path reference effects, allocation strategies, and speculative write buffers are discussed.Keywords
This publication has 6 references indexed in Scilit:
- Design Tradeoffs For Software-managed TlbsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- A study of branch prediction strategiesPublished by Association for Computing Machinery (ACM) ,1998
- Architecture of the Pentium microprocessorIEEE Micro, 1993
- The Alpha AXP architecture and 21064 processorIEEE Micro, 1993
- Instruction level profiling and evaluation of the IBM/6000ACM SIGARCH Computer Architecture News, 1991
- Two-level adaptive training branch predictionPublished by Association for Computing Machinery (ACM) ,1991