Verification of Switch-level designs with many-valued logic

This publication has 7 references indexed in Scilit:

• Formal verification of digital circuits using symbolic ternary system models
  Published by Springer Nature ,2005
• Verifikation digitaler Systeme
  Published by Springer Nature ,1991
• Symbolic constraint handling through unification in finite algebras
  Applicable Algebra in Engineering, Communication and Computing, 1990
• Pseudo-Boolean Logic Circuits
  IEEE Transactions on Computers, 1986
• A Switch-Level Model and Simulator for MOS Digital Systems
  IEEE Transactions on Computers, 1984
• A unified switching theory with applications to VLSI design
  Proceedings of the IEEE, 1982
• First-Order Logic
  Published by Springer Nature ,1968