Synthesis of delay-verifiable two-level circuits

This publication has 6 references indexed in Scilit:

• On the design of robust testable CMOS combinational logic circuits
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Delay fault coverage and performance tradeoffs
  Published by Association for Computing Machinery (ACM) ,1993
• Validatable nonrobust delay-fault testable circuits via logic synthesis
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
• Synthesis of robust delay-fault-testable circuits: theory
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1992
• On Delay Fault Testing in Logic Circuits
  IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1987
• Logic Minimization Algorithms for VLSI Synthesis
  Published by Springer Nature ,1984