Synthesis of robust delay-fault-testable circuits: theory
- 1 January 1992
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- Vol. 11 (1) , 87-101
- https://doi.org/10.1109/43.108622
Abstract
The authors give a comprehensive theoretical framework for the analysis and synthesis of delay-fault-testable combinational logic circuits. For each of the common models of delay-fault testability, robust gate-delay faults and robust path-delay faults, they provide the necessary and sufficient conditions for complete testability under that model for two-level circuits. The authors describe the conditions in terminology common to two-level minimization and show their relationship to properties produced by two-level minimizers. Similar conditions for multilevel networks are presented. It is shown that constrained algebraic factorization is required to retain complete gate-delay-fault testability beginning from a two-level network. The authors present preliminary experimental results using these synthesis techniquesKeywords
This publication has 18 references indexed in Scilit:
- Synthesis of delay fault testable combinational logicPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On the design of robust multiple fault testable CMOS combinational logic circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- A method of delay fault test generationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- On the design of robust testable CMOS combinational logic circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Synthesis of combinational logic circuits for path delay fault testabilityPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Three competing design methodologies for ASIC's: architectual synthesis, logic synthesis, logic synthesis and module generationPublished by Association for Computing Machinery (ACM) ,1989
- Design of multioutput CMOS combinational logic circuits for robust testabilityIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- A deterministic approach to adjacency testing for delay faultsPublished by Association for Computing Machinery (ACM) ,1989
- Random pattern testability of delay faultsIEEE Transactions on Computers, 1988
- Diagnosis & Reliable Design of Digital SystemsPublished by Springer Nature ,1976