A Symbolic Method To Reduce Power Consumption Of Circuits Containing False Paths
- 1 January 1994
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
Power dissipation in technology mapped circuits can be reduced by performing gate re-sizing. Recently we have proposed a symbolic procedure which exploits the compactness of the ADD data structure to accurately calculate the arrival times at each node of a circuit for any primary input vector. In this paper we extend our timing analysis tool to the symbolic calculation of required times and slacks, and we use this information to identify gates of the circuits that can be re-sized. The nice feature of our approach is that it takes into account the presence of false paths naturally. As shown by the experimental results, circuits re-synthesized with the technique we present in this paper are guaranteed to be at least as fast as the original implementations, but smaller and substantially less power-consuming.Keywords
This publication has 10 references indexed in Scilit:
- Circuit structure relations to redundancy and delay: the KMS algorithm revisitedPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Estimation of average switching activity in combinational and sequential circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Sequential circuit design using synthesis and optimizationPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Low-power driven technology mapping under timing constraintsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Timing analysis of combinational circuits using ADDsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1994
- Algebraic decision diagrams and their applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1993
- Technology decomposition and mapping targeting low power dissipationPublished by Association for Computing Machinery (ACM) ,1993
- Technology mapping for lower powerPublished by Association for Computing Machinery (ACM) ,1993
- Low-power CMOS digital designIEEE Journal of Solid-State Circuits, 1992
- Transition density, a stochastic measure of activity in digital circuitsPublished by Association for Computing Machinery (ACM) ,1991