Integrated electrical, optical, and thermal high density and compliant wafer-level chip I/O interconnections for gigascale integration
- 28 September 2004
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 6 references indexed in Scilit:
- Chip integration of Sea of Leads compliant I/O interconnections for the ultimate enabling of chips with low-k interlayer dielectricsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- Optical Transmission of Polymer Pillars for Chip I/O Optical InterconnectionsIEEE Photonics Technology Letters, 2004
- Sea of polymer pillars: compliant wafer-level electrical-optical chip I/O interconnectionsIEEE Photonics Technology Letters, 2003
- Sea of leads (SoL) ultrahigh density wafer-level chip input/output interconnections for gigascale integration (GSI)IEEE Transactions on Electron Devices, 2003
- Thermal Issues in Next Generation Integrated CircuitsPublished by ASME International ,2003
- Fully embedded board-level guided-wave optoelectronic interconnectsProceedings of the IEEE, 2000