Chip integration of Sea of Leads compliant I/O interconnections for the ultimate enabling of chips with low-k interlayer dielectrics

This publication has 7 references indexed in Scilit:

• Sea of polymer pillars: compliant wafer-level electrical-optical chip I/O interconnections
  IEEE Photonics Technology Letters, 2003
• Design optimization of one-turn helix: A novel compliant off-chip interconnect
  IEEE Transactions on Advanced Packaging, 2003
• Sea of leads (SoL) ultrahigh density wafer-level chip input/output interconnections for gigascale integration (GSI)
  IEEE Transactions on Electron Devices, 2003
• Sea of leads ultra high-density compliant wafer-level packaging technology
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2003
• Chip-to-Module Interconnections Using “Sea of Leads” Technology
  MRS Bulletin, 2003
• Flip-chip bonding on 6-μm pitch using thin-film microspring technology
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A new coiled microspring contact technology
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002