An algorithm for component selection in performance optimized scheduling
- 10 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
The authors describe a novel algorithm that combines the hardware scheduling and component selection phases for high level synthesis. The algorithm improves on previous work in scheduling, by being able to simultaneously select components from a given library. This enlarges the design space, resulting in better optimized designs. Experimental results on the elliptic filter benchmark demonstrate that exploiting all available components in the library results in designs with smaller area compared to designs produced by scheduling with a single implementation for each component type.Keywords
This publication has 7 references indexed in Scilit:
- Synthesis from VHDLPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Module selection for pipelined synthesisPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- MOSP: module selection for pipelined designs with multi-cycle operationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- The combination of scheduling, allocation, and mapping in a single algorithmPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Force-directed scheduling for the behavioral synthesis of ASICsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1989
- Scheduling and binding algorithms for high-level synthesisPublished by Association for Computing Machinery (ACM) ,1989
- Automated Synthesis of Data Paths in Digital SystemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1986