Variability Analysis for sub-100nm PD/SOI Sense-Amplifier
- 1 March 2008
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
In this paper we perform a comprehensive analysis of the robustness of PD/SOI sense amplifiers considering floating body effect and random dopant fluctuation effect. Our analysis shows that, minimization of effects of floating body and random dopant fluctuations impose conflicting sizing requirements for different transistors in a sense amplifier. We develop a methodology for sizing of different devices to minimize the input offset voltage of sense amplifier. The proposed analysis and sizing methodology improve the robustness of PD/SOI sense amplifiers and can better exploit the performance advantages of PD/SOI technology.Keywords
This publication has 5 references indexed in Scilit:
- A novel circuit topology for generating and validating digitally sense amplifier differentials for bulk and SOIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Yield and speed optimization of a latch-type voltage sense amplifierIEEE Journal of Solid-State Circuits, 2004
- A novel technique for steady state analysis for VLSI circuits in partially depleted SOIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2004
- A dynamic body discharge technique for SOI circuit applicationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- The impact of intrinsic device fluctuations on CMOS SRAM cell stabilityIEEE Journal of Solid-State Circuits, 2001