Yield and speed optimization of a latch-type voltage sense amplifier
Top Cited Papers
- 28 June 2004
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 39 (7) , 1148-1158
- https://doi.org/10.1109/jssc.2004.829399
Abstract
A quantitative yield analysis of a latch-type voltage sense amplifier with a high-impedance differential input stage is presented. It investigates the impact of supply voltage, input DC level, transistor sizing, and temperature on the input offset voltage. The input DC level turns out to be most significant. Also, an analytical expression for the sensing delay is derived which shows low sensitivity on the input DC bias voltage. A figure of merit indicates that an input dc level of 0.7 V/sub DD/ is optimal regarding speed and yield. Experimental results in 130-nm CMOS technology confirm that the yield can be significantly improved by lowering the input DC voltage to about 70% of the supply voltage. Thereby, the offset standard deviation decreases from 19 to 8.5 mV without affecting the delay.Keywords
This publication has 15 references indexed in Scilit:
- Intra-die device parameter variations and their impact on digital CMOS gates at low supply voltagesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 900 MHz 2.25 MB cache with on-chip CPU now in Cu SOIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- On the matching behavior of MOSFET small signal parametersPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Yield and matching implications for static RAM memory array sense-amplifier designIEEE Journal of Solid-State Circuits, 2000
- Improved sense-amplifier-based flip-flop: design and measurementsIEEE Journal of Solid-State Circuits, 2000
- Low-power SRAM design using half-swing pulse-mode techniquesIEEE Journal of Solid-State Circuits, 1998
- A 200 MHz 13 mm/sup 2/ 2-D DCT macrocell using sense-amplifying pipeline flip-flop schemeIEEE Journal of Solid-State Circuits, 1994
- Matching properties of MOS transistorsIEEE Journal of Solid-State Circuits, 1989
- Static-noise margin analysis of MOS SRAM cellsIEEE Journal of Solid-State Circuits, 1987
- Optimization of the latching pulse for dynamic flip-flop sensorsIEEE Journal of Solid-State Circuits, 1974