Low-power SRAM design using half-swing pulse-mode techniques

This publication has 20 references indexed in Scilit:

• SRAM cells for low-power write in buffer memories
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• A reduced clock-swing flip-flop (RCSFF) for 63% power reduction
  IEEE Journal of Solid-State Circuits, 1998
• A charge-transfer amplifier and an encoded-bus architecture for low-power SRAM's
  IEEE Journal of Solid-State Circuits, 1998
• A 0.9-V, 150-MHz, 10-mW, 4 mm/sup 2/, 2-D discrete cosine transform core processor with variable threshold-voltage (VT) scheme
  IEEE Journal of Solid-State Circuits, 1996
• Charge recycling differential logic (CRDL) for low power application
  IEEE Journal of Solid-State Circuits, 1996
• Data-dependent logic swing internal bus architecture for ultralow-power LSI's
  IEEE Journal of Solid-State Circuits, 1995
• Half-swing clocking scheme for 75% power saving in clocking circuitry
  IEEE Journal of Solid-State Circuits, 1995
• An asymptotically zero power charge-recycling bus architecture for battery-operated ultrahigh data rate ULSI's
  IEEE Journal of Solid-State Circuits, 1995
• An experimental 295 MHz CMOS 4K×256 SRAM using bidirectional read/write shared sense amps and self-timed pulsed word-line drivers
  IEEE Journal of Solid-State Circuits, 1995
• Sub-1-V swing internal bus architecture for future low-power ULSIs
  IEEE Journal of Solid-State Circuits, 1993