Yield and matching implications for static RAM memory array sense-amplifier design
- 1 August 2000
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 35 (8) , 1200-1204
- https://doi.org/10.1109/4.859510
Abstract
The effects of MOS transistor mismatch upon sense-amplifier yield in synchronous static RAM memories is investigated. The matching characteristics of the two transistor layout styles are compared, a general formula is derived for calculating the statistical likelihood of the sense amplifier failing to read correct data given transistor size and input differential voltage, recommendations are made for optimizing size/speed/reliability trade-offs.Keywords
This publication has 6 references indexed in Scilit:
- Characterization of transistor mismatch for statistical CAD of submicron CMOS analog circuitsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Matching of MOS transistors with different layout stylesPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Optimizing MOS transistor mismatchIEEE Journal of Solid-State Circuits, 1998
- A 3.5 ns, 2 K×9 self timed SRAMPublished by Institute of Electrical and Electronics Engineers (IEEE) ,1990
- Matching properties of MOS transistorsIEEE Journal of Solid-State Circuits, 1989
- Characterisation and modeling of mismatch in MOS transistors for precision analog designIEEE Journal of Solid-State Circuits, 1986