An efficient tool for system-level verification of behaviors and temporal properties
- 30 December 2002
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
Abstract
No abstract availableKeywords
This publication has 20 references indexed in Scilit:
- System-level fault modeling and test pattern generation with process algebrasPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Rapid-prototyping of hardware and software in a unified frameworkPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- An action based framework for verifying logical and behavioural properties of concurrent systemsPublished by Springer Nature ,1992
- The formal description and verification of hardware timingIEEE Transactions on Computers, 1991
- A unified high-level Petri net formalism for time-critical systemsIEEE Transactions on Software Engineering, 1991
- Action versus state based logics for transition systemsPublished by Springer Nature ,1990
- The concurrency workbenchPublished by Springer Nature ,1990
- CIRCAL and the representation of communication, concurrency, and timeACM Transactions on Programming Languages and Systems, 1985
- Testing equivalences for processesTheoretical Computer Science, 1984
- A Calculus of Communicating SystemsLecture Notes in Computer Science, 1980