Wiring layer assignments with consistent stage delays
- 8 April 2000
- proceedings article
- Published by Association for Computing Machinery (ACM)
- p. 115-122
- https://doi.org/10.1145/333032.333041
Abstract
No abstract availableKeywords
This publication has 10 references indexed in Scilit:
- The interpretation and application of Rent's ruleIEEE Transactions on Very Large Scale Integration (VLSI) Systems, 2000
- Requirements for models of achievable routingPublished by Association for Computing Machinery (ACM) ,2000
- GTXPublished by Association for Computing Machinery (ACM) ,2000
- A stochastic wire-length distribution for gigascale integration (GSI). I. Derivation and validationIEEE Transactions on Electron Devices, 1998
- Getting to the bottom of deep submicronPublished by Association for Computing Machinery (ACM) ,1998
- Buffer insertion for noise and delay optimizationPublished by Association for Computing Machinery (ACM) ,1998
- Planning for performancePublished by Association for Computing Machinery (ACM) ,1998
- Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIsIEEE Transactions on Electron Devices, 1993
- Placement and average interconnection lengths of computer logicIEEE Transactions on Circuits and Systems, 1979
- On a Pin Versus Block Relationship For Partitions of Logic GraphsIEEE Transactions on Computers, 1971