A scan-based BIST technique using pair-wise compare of identical components
- 1 January 1991
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 225-230
- https://doi.org/10.1109/isvd.1991.185121
Abstract
Addresses the problem of efficiently testing scannable ASICs in a board-level and system-level environment. The method makes use of a serial testability bus (ETM or IEEE 1149.1) and takes advantage of the presence of identical components on the boards. The main benefits of the method are a significant reduction in test time and test data to be stored. Results obtained for an actual system show a reduction in test time of about 20 times for a module with 50 ASICs. The extra board area required was less than 2% for all boards of the module.<>Keywords
This publication has 7 references indexed in Scilit:
- Empirical failure analysis and validation of fault models in CMOS VLSIPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Serial interfacing for embedded-memory testingIEEE Design & Test of Computers, 1990
- Bounds and analysis of aliasing errors in linear feedback shift registersIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 1988
- Built-In Self-Test TechniquesIEEE Design & Test of Computers, 1985
- LOCST: A Built-In Self-Test TechniqueIEEE Design & Test of Computers, 1984
- Measures of the Effectiveness of Fault Signature AnalysisIEEE Transactions on Computers, 1980
- Diagnosis & Reliable Design of Digital SystemsPublished by Springer Nature ,1976