Serial interfacing for embedded-memory testing
- 1 April 1990
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Design & Test of Computers
- Vol. 7 (2) , 52-63
- https://doi.org/10.1109/54.53045
Abstract
A serial interfacing scheme in which several embedded memories share the built-in, self-test circuit is presented. For external testing, this approach requires only two serial pins for access to the data path. There is considerable savings in routing area, and fewer external pins are needed to test random-access memories with wide words, such as those in application-specific integrated circuits for telecommunications. Even though the method uses serial access to the memory, a test pattern is applied every clock cycle because the memory itself shifts the test data. The method has been adapted to four common algorithms. In implementations of built-in self-test circuitry on several product chips, the area overhead was found to be acceptable.<>Keywords
This publication has 6 references indexed in Scilit:
- Built-In Self-Testing RAM: A Practical AlternativeIEEE Design & Test of Computers, 1987
- A New Parallel Test Approach for Large MemoriesIEEE Design & Test of Computers, 1986
- Built-in Self Testing of Embedded MemoriesIEEE Design & Test of Computers, 1986
- A March Test for Functional Faults in Semiconductor Random Access MemoriesIEEE Transactions on Computers, 1981
- Measures of the Effectiveness of Fault Signature AnalysisIEEE Transactions on Computers, 1980
- Efficient Algorithms for Testing Semiconductor Random-Access MemoriesIEEE Transactions on Computers, 1978