Characterization and modeling of clock skew with process variations
- 20 January 2003
- proceedings article
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 441-444
- https://doi.org/10.1109/cicc.1999.777319
Abstract
No abstract availableThis publication has 7 references indexed in Scilit:
- Design and evaluation of wafer scale clock distributionPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Control of dielectric chemical mechanical polishing (CMP) using an interferometry based endpoint sensorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Designing the best clock distribution networkPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Methodology of MOSFET characteristics fluctuation description using BSIM3v3 SPICE model for statistical circuit simulationsPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- High-performance microprocessor designIEEE Journal of Solid-State Circuits, 1998
- 200-MHz superscalar RISC microprocessorIEEE Journal of Solid-State Circuits, 1996
- Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSIsIEEE Transactions on Electron Devices, 1993