Design and evaluation of wafer scale clock distribution

This publication has 6 references indexed in Scilit:

• Clock distribution strategies for WSI: a critical survey
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• Design and verification of clock distribution in VLSI
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,1990
• A deterministic algorithm for automatic CMOS transistor sizing
  IEEE Journal of Solid-State Circuits, 1988
• Optimization-based transistor sizing
  IEEE Journal of Solid-State Circuits, 1988
• An algorithm for CMOS timing and area optimization
  IEEE Journal of Solid-State Circuits, 1984
• Delay-time optimization for driving and sensing of signals on high-capacitance paths of VLSI systems
  IEEE Transactions on Electron Devices, 1979