Modeling of Surrounding Gate MOSFETs With Bulk Trap States
- 26 December 2006
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Transactions on Electron Devices
- Vol. 54 (1) , 166-169
- https://doi.org/10.1109/TED.2006.887521
Abstract
We report a simple analytical model for surrounding gate MOSFETs including bulk traps. Based on the depletion approximation and the assumption that bulk traps are uniformly distributed inside the bandgap, we solved Poisson's equation in cylindrical coordinates and derived the general solution of potential distribution. Extraction of threshold voltage and subthreshold slope were conducted. The analytical solution yields good agreement with MEDICI simulations confirming the model. The model predicts a linear threshold voltage drop, depending on the trap density, as the diameter of the device decreases when the channel is fully depletedKeywords
This publication has 6 references indexed in Scilit:
- Explicit Continuous Model for Long-Channel Undoped Surrounding Gate MOSFETsIEEE Transactions on Electron Devices, 2005
- An analytical moderate inversion drain current model for polycrystalline silicon thin-film transistors considering deep and tail states in the grain boundaryJournal of Applied Physics, 1996
- Impact of a vertical Φ-shape transistor (VΦT) cell for 1 Gbit DRAM and beyondIEEE Transactions on Electron Devices, 1995
- A 0.4 µm Gate-All-Around TFT (GAT) Using a Dummy Nitride Pattern for High-Density MemoriesJapanese Journal of Applied Physics, 1995
- Numerical analysis of a cylindrical thin-pillar transistor (CYNTHIA)IEEE Transactions on Electron Devices, 1992
- A new poly-silicon MOS transistor model which includes the effects of bulk trap states in grain boundary regionsSolid-State Electronics, 1990