Power Efficient Processor Architecture and The Cell Processor
Top Cited Papers
- 1 April 2005
- conference paper
- Published by Institute of Electrical and Electronics Engineers (IEEE)
- p. 258-262
- https://doi.org/10.1109/hpca.2005.26
Abstract
This paper provides a background and rationale for some of the architecture and design decisions in the cell processor, a processor optimized for compute-intensive and broadband rich media applications, jointly developed by Sony Group, Toshiba, and IBM. The paper discusses some of the challenges microprocessor designers face and provides motivation for performance per transistor as a reasonable first-order metric for design efficiency. Common microarchitectural enhancements relative to this metric are provided. Also alternate architectural choices and some of its limitations are discussed and non-homogeneous SMP as a means to overcome these limitations is proposed.Keywords
This publication has 4 references indexed in Scilit:
- The design and implementation of a first-generation CELL processorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2005
- Future Microprocessors and Off-Chip SOP InterconnectIEEE Transactions on Advanced Packaging, 2004
- Power-constrained microprocessor designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003
- Optimizing pipelines for power and performancePublished by Institute of Electrical and Electronics Engineers (IEEE) ,2003