Optimizing pipelines for power and performance

This publication has 18 references indexed in Scilit:

• Select-free instruction scheduling logic
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2005
• CPAM: a common power analysis methodology for high-performance VLSI design
  Published by Institute of Electrical and Electronics Engineers (IEEE) ,2002
• The optimal logic depth per pipeline stage is 6 to 8 FO4 inverter delays
  ACM SIGARCH Computer Architecture News, 2002
• Power-aware microarchitecture: design and modeling challenges for next-generation microprocessors
  IEEE Micro, 2000
• Deep submicron microprocessor design issues
  IEEE Micro, 1999
• Environment for PowerPC microarchitecture exploration
  IEEE Micro, 1999
• Energy dissipation in general purpose microprocessors
  IEEE Journal of Solid-State Circuits, 1996
• Circuit and architecture trade-offs for high-speed multiplication
  IEEE Journal of Solid-State Circuits, 1991
• Optimal pipelining
  Journal of Parallel and Distributed Computing, 1990
• Optimal pipelining in supercomputers
  ACM SIGARCH Computer Architecture News, 1986