Energy dissipation in general purpose microprocessors
- 1 September 1996
- journal article
- Published by Institute of Electrical and Electronics Engineers (IEEE) in IEEE Journal of Solid-State Circuits
- Vol. 31 (9) , 1277-1284
- https://doi.org/10.1109/4.535411
Abstract
In this paper we investigate possible ways to improve the energy efficiency of a general purpose microprocessor. We show that the energy of a processor depends on its performance, so we chose the energy-delay product to compare different processors. To improve the energy-delay product we explore methods of reducing energy consumption that do not lead to performance loss (i.e. wasted energy), and explore methods to reduce delay by exploiting instruction level parallelism. We found that careful design reduced the energy dissipation by almost 25%. Pipelining can give approximately a 2/spl times/ improvement in energy-delay product. Superscalar issue, however, does not improve the energy-delay product any further since the overhead required offsets the gains in performance. Further improvements will be hard to come by since a large fraction of the energy (50-80%) is dissipated in the clock network and the on-chip memories. Thus, the efficiency of processors will depend more on the technology being used and the algorithm chosen by the programmer than the micro-architecture.Keywords
This publication has 14 references indexed in Scilit:
- The design of a 55SPECint92 RISC processor under 2WPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 3.0 W 75SPECint92 85SPECfp92 superscalar RISC microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low-power digital designPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 1 watt 68040-compatible microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 64 b microprocessor with multimedia supportPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- A 300 MHz 64 b quad-issue CMOS RISC microprocessorPublished by Institute of Electrical and Electronics Engineers (IEEE) ,2002
- Low-power CMOS digital designIEEE Journal of Solid-State Circuits, 1992
- Limits of instruction-level parallelismPublished by Association for Computing Machinery (ACM) ,1991
- Available instruction-level parallelism for superscalar and superpipelined machinesPublished by Association for Computing Machinery (ACM) ,1989
- Limits on multiple instruction issueACM SIGARCH Computer Architecture News, 1989